

3/IDS
E. Quinn
4-12-00

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants : Sion C. QUINLAN and Tim J.
BALES

Attorney Docket No.: 500986.02

Filed : Concurrently herewith

Title : SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY
ISOLATING MODULES

10825 U.S. PTO
10/057205
01/25/02

INFORMATION DISCLOSURE STATEMENT

Box Patent Assignments
Commissioner of Patents
Washington, D.C. 20231

Sir:

In accordance with 37 C.F.R. §§ 1.56 and 1.97 through 1.98, applicants wish to make known to the Patent and Trademark Office the references set forth on the attached form PTO-1449 (copies of the cited references are enclosed). Although the aforesaid references are made known to the Patent and Trademark Office in compliance with applicants' duty to disclose all information they are aware of which is believed relevant to the examination of the above-identified application, applicants believe that their invention is patentable.

Please acknowledge receipt of this Information Disclosure Statement and kindly make the cited references of record in the above-identified application.

Respectfully submitted,

DORSEY & WHITNEY LLP

Andrew F. Pratt

Andrew F. Pratt

Registration No. 48,985

Enclosures:

Form PTO-1449; Cited References

1420 Fifth Avenue, Suite 3400
Seattle, WA 98101
Tele: (206) 903-8800
Fax: (206) 903-8820

FORM PTO-1449 (REV 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 500986.02	APPLICATION NO. Not Yet Assigned
INFORMATION DISCLOSURE STATEMENT <i>(Use several sheets if necessary)</i>		APPLICANT(S) Sion C. QUINLAN and Tim J. BALES	
		FILING DATE Concurrently herewith	GROUP ART UNIT 2829

1025 U.S. PAT.
10/05/2005
01/26/02

U.S. PATENT DOCUMENTS


*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
SBG	AA	5,975,958	11-02-99	Weidler	439	620	
SBG	AB	6,023,202	02-08-00	Hill	333	24	
SBG	AC	6,109,971	08-29-00	Vadlakonda	439	620	
SBG	AD	6,124,756	09-26-00	Yaklin et al.	327	564	
SBG	AE	6,147,542	11-14-00	Yaklin	327	344	
SBG	AF	6,249,171 B1	06-19-01	Yaklin et al.	327	382	

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
							YES	NO
/	AG							

OTHER PRIOR ART *(Including Author, Title, Date, Pertinent Pages, Etc.)*

SBG	AH	Al-sarawi, Said F., "Wire Bonded Stacked Chips," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node35," January 25, 2002, pp. 1-2						
SBG	AI	Al-sarawi, Said F., "Blind Castellation Interconnection," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node44," January 25, 2002, p. 1						
SBG	AJ	Al-sarawi, Said F., "Silicon Efficiency," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node20," January 25, 2002, pp. 1-2						
SBG	AK	Al-sarawi, Said F., "Delay," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node22," January 25, 2002, p. 1						


EXAMINER 	DATE CONSIDERED 8/21/03
---	----------------------------

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

FORM PTO-1449 (REV. 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 500986.02	APPLICATION NO. Not Yet Assigned
INFORMATION DISCLOSURE STATEMENT <i>(Use several sheets if necessary)</i>		APPLICANT(S) Sion C. QUINLAN and Tim J. BALES	
		FILING DATE Concurrently herewith	GROUP ART UNIT 2 924

OTHER PRIOR ART *(Including Author, Title, Date, Pertinent Pages, Etc.)*


SBG	AI.	Al-sarawi, Said F., "Noise," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node23 ," January 25, 2002, p. 1
SBG	AM	Al-sarawi, Said F., "Power Consumption," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node24 ," January 25, 2002, p. 1
SBG	AN	Al-sarawi, Said F., "Speed," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node25," January 25, 2002, p. 1
SBG	AO	Al-sarawi, Said F., "Interconnect Capacity," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node26," January 25, 2002, pp. 1-2
SBG	AP	Al-sarawi, Said F., "Interconnection Capacity Between Packaging Levels," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node27," January 25, 2002, p. 1
SBG	AQ	Al-sarawi, Said F., "Stacked Tape Carrier," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node30 ," January 25, 2002, p. 1
SBG	AR	Al-sarawi, Said F., "Solder Edge Conductors," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node31 ," January 25, 2002, pp. 1-2
SBG	AS	Al-sarawi, Said F., "Thin Film Conductors on Face-of-a-Cube," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node32 ," January 25, 2002, pp. 1-2
SBG	AT	Al-sarawi, Said F., "An Interconnection Substrate Soldered to the Cube Face," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node33 ," January 25, 2002, pp. 1-2

EXAMINER 	DATE CONSIDERED 8/21/03
* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).	

FORM PTO-1449 (REV. 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 500986.02	APPLICATION NO. Not Yet Assigned
INFORMATION DISCLOSURE STATEMENT <i>(Use several sheets if necessary)</i>		APPLICANT(S) Sion C. QUINLAN and Tim J. BALES	
		FILING DATE Concurrently herewith	GROUP ART UNIT 2829

OTHER PRIOR ART *(Including Author, Title, Date, Pertinent Pages, Etc.)*

SBG	AU	Al-sarawi, Said F., "Folded Flex Circuits," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node34 ," January 25, 2002, p. 1
SBG	AV	Al-sarawi, Said F., "Area Interconnection Between Stacked ICs," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node36 ," January 25, 2002, p. 1
SBG	AW	Al-sarawi, Said F., "Flip-chip Bonded Stacked Chips Without Spacers," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node37 ," January 25, 2002, p. 1
SBG	AX	Al-sarawi, Said F., "Flip-chip Bonded Stacked Chips With Spacers," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node38 ," January 25, 2002, p. 1
SBG	AY	Al-sarawi, Said F., "Microbridge Springs and Thermomigration Vias," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node39 ," January 25, 2002, p. 1
SBG	AZ	Agere Systems - About 1394, "1394 - The High-Speed Serial Interface for All the Right Reasons/1394 Driver Support," obtained from website http://www.agree.com/1394/about.html ," January 25, 2002, p. 1
SBG	BA	Press Release Tuesday October 17, 2000, "Lucent Technologies introduces low-power IEEE-1394A chip for high-speed connection between PCs and consumer electronic devices," obtained from website http://www.lucent.com/press/1000/001017.mea.html ," January 25, 2002, pp. 1-3
SBG	BB	1394 Trade Association: Technology, "1394 Technology," obtained from website http://www.1394ta.org/Technology/ ," January 25, 2002, p. 1
SBG	BC	1394 Trade Association: Technology, "An Introduction to the Instrument and Industrial Control Protocol," obtained at website http://www.1394ta.org/Download/Technology/iicpPaper2.pdf ," January 25, 2002, 6 pages
	BD	
	BE	

EXAMINER 	DATE CONSIDERED 8/21/03
<p>* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).</p>	